
DS3232M
±5ppm, I2C Real-Time Clock with SRAM
5
Maxim Integrated
Timing Diagrams
Figure 1. I2C Timing
Figure 2. Power Switch Timing
Figure 3. Pushbutton Reset Timing
SCL
NOTE: TIMING IS REFERENCED TO VILMAX AND VIHMIN.
SDA
STOP
START
REPEATED
START
tBUF
tHD:STA
tHD:DAT
tSU:DAT
tSU:STO
tHD:STA
tSP
tSU:STA
tHIGH
tR
tF
tLOW
tVCCF
tVCCR
tREC
VPFMAX
VCC
RST
VPFMIN
tRST
PBDB
RST